PRELIMINARY



GENERAL DESCRIPTION

PACKAGE OUTLINE


The NJU6437 is a 1/4 duty LCD driver for segment type LCD panel.

The LCD driver consists of 4-common and 32-segment drives up to 128 segments.

The rectangle outline is useful the COG applications.

FEATURES

- 32 Segment Drivers
- Duty and Bias Ratio : 1/4Duty, 1/3Bias(up to 128 segments)
- Serial Data Transmission (Shift Clock 2MHz max.)
- Oscillation Circuit On-chip
- Display Off Function (INH Terminal)
- Operating Voltage --- 2.4~3.6V
- LCD Driving Voltage ---- 6.0V Max.
- Package Outline ---- Chip / Bumped Chip
- C-MOS Technology




NJU6437C

-New Japan Radio Co.,Ltd.–



PAD LOCATION



New Japan Radio Co., Ltd.

PAD COORDINATES

JRC

No	PAD NAME $X = (\mu m)$ $Y = (\mu m)$ No PAD NAME $X = (\mu m)$ $Y = (\mu m)$						
<u> </u>		X=(μm)	Y=(μm)	No	PAD NAME	X=(μm)	Y=(μm)
1	INH	-1716.5	-575.0	26	SEG 16	253.5	579. 0
2	CE	-1406.5	-575.0	27	SEG 1 7	153.5	579.0
3	SCL	-1076.5	-575.0	28	SEG 1 8	53.5	579.0
4	DN	-766.5	-575.0	29	SEG 1 9	-46.5	579.0
5	TEST	-485.0	-575. 0	30	SEG20	-146.5	579.0
6	V 1	100.0	-575.0	31	SEG ₂₁	-246.5	579. 0
7	V ₂	458.5	-575.0	32	SEG 2 2	-346.5	579.0
8	VLÇD	858.5	-575.0	33	SEG ₂₃	-446.5	579. 0
9	V _{DD}	1258.5	-575.0	34	SEG ₂₄	-546. 5	579. 0
10	Vss	1658.5	-575.0	35	SEG ₂₅	-646.5	579. 0
11	SEG 1	1753.5	579.0	36	SEG 26	-746. 5	579. 0
12	SEG 2	1653, 5	579.0	37	SEG ₂₇	-846.5	579. 0
13	SEG 3	1553.5	579.0	38	SEG ₂₈	-946.5	579. 0
14	SEG₄	1453.5	579.0	39	SEG 2 9	-1046.5	579. 0
15	SEG₅	1353.5	579.0	40	SEGao	-1146.5	579. 0
16	SEG ₆	1253.5	579. 0	41	SEG ₃₁	-1246.5	579. 0
17	SEG 7	1153.5	579.0	42	SEG 3 2	-1346.5	579.0
18	SEG 8	1053.5	579. 0	43	COM 1	-1446.5	579.0
19	SEG,	953.5	579.0	44	COM ₂	-1546.5	579. 0
20	SEG ₁₀	853.5	579.0	45	СОМа	-1646.5	579.0
21	SEG,1	753.5	579.0	46	COM4	-1746.5	579. 0
22	SEG ₁₂	653.5	579.0	ALIGNMENT	ALI_A1	-1848.0	579. 0
23	SEG ₁₃	553.5	579.0	ALIGNMENT	AL1_A2	1855. 0	579. 0
24	SEG 1 4	453.5	579.0	ALIGNMENT	ALI_B1	-1848.0	-579.0
25	SEG ₁₅	353.5	579.0	ALIGNMENT	AL1_B2	1848.0	-579.0

Chip Size 4.0x1.5mm (Chip Center X=0 μ m, Y=0 μ m)

-New Japan Radio Co.,Ltd.-

TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION			
1	INH	Display-Off Control Terminal : When display goes to off, the before display Off data in the shift-register is retained. "H" : Display-Off "L" : Display-On			
2	CE	Chip Enable Signal Input Terminal : "H" : LCD display data "L" : Disable			
3	SCL	Serial Data Transmission Glock Input Terminal : LCD display data are input synchronized SCL clock signal rise edge.			
4	DN	Serial Data Input Terminal Data input timing : SCL clock rise edge			
6	V 1	LCD Driving Voltage Adjust Terminal			
7	V ₂	LCD Driving Voltage Adjust Terminal			
8	VLCD	Power Supply for LCD Driving			
9	V _{DD}	Power Supply (+3V)			
10	Vss	Power Supply (OV)			
11~42	SEG, ~ SEG ₃₂	LCD Segment Output Terminals			
43~46	$COM_{\tau} \sim COM_{4}$	LCD Common Output Terminals			

FUNCTIONAL DESCRIPTION

(1) Operation of each block

```
(1-1)Oscillation Circuit :
```

This circuits supply the basical clock signal to other circuits like as common driver and segment driver.

(1-2)Shift-Register

When the CE terminal is "H" (Enable mode), the display data is transferred to the shift-register synchronized by the shift clock on the SCL terminal.


(1~3)Common Divider Circuit

This circuit divides the oscillating signal to generate the common timing.

(1-4)Segment Divider Circuit

This circuit divides the oscillating signal to generate the segment timing.

- (1-5) The LCD Driving Voltage Adjust circuit
 - The incorporated Bleeder Resistance sets 1/3 bias, and LCD Driver ability can be increased by connecting external resistance.



New Japan Radio Co., Ltd.



(2) Display Data input timing, correspond to segment and common terminal

When the CE terminal is "H" (Enable mode), the display data is transferred to the shift-register synchronized by the shift clock on the SCL terminal. When the power is turned on, whole data in the shift-resister are "L".

Whole 128bits data transfer to the shift register. When the input data in less than 128 bits, parts which bit data is inputed corresponded to display, and segment which correspond to the rest part in "off".

In care of over then 128bits, front 128bits from fall edge of "CE" signal is valid.

Input data correspond to Segment Status
The "H" input data correspond to segment "ON" and "L" correspond to "OFF".

Data (D1…D128)	Segment Status
″H″	ON
″L″	OFF

· Display Data Correspond to Segment Status

CE [SCL DATA D D_2 D3 D4 D₅ De D_7 Da D123 D124 D125 D126 D127 D128

Segment	Data	COM1	COM2	COM₃	COM₄
SEG 1	D ₁ D ₂ D ₃ D ₄	0	0	0	0
SEG ₂	D5 D6 D7 D9	0	0	0	0
:	:	:	:	:	:
SEG ₃₁	D ₁₂₁ D ₁₂₂ D ₁₂₃ D ₁₂₄	0	0	0	0
SEG 3 2	D 1 2 5 D 1 2 6 D 1 2 7 D 1 2 8	0	0	0	0

(2-3) Display Data Correspond to Segment and Common Terminals

(Ta=25°C)

ABSOLUTE MAXIMUM RATINGS

JRC

			(14-200)
PARAMETER	SYMBOL	RATING	UNIT
Operating Voltage (1)	V _{DD}	-0.3 ~ +7.0	V
Operating Voltage (2)	VLCD	-0.3 ~ +7.0	V
Operating Voltage (3)	V1, V2	-0.3 ~ +7.0	V
Input Voltage	VIN	-0.3 ~ VDD	٧
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	Tstg	-55 ~ +125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V_{ss} = 0 V

Note 3) The relation: $V_{LCD} \ge V_2 \ge V_1 \ge V_{SS}$ must be maintained.

Note 4) Decoupling capacitor should be connected between V_DD and V_SS due to the stabilized operation.

ELECTRICAL CHARACTERISTICS

• DC Characteristics

SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	NOTE
VDD	Voo Terminal	2.4	3, 0	3.6	٧		
VDD	Vod Terminal		2.4	3.0	5.5	۷	
VLCD	VLOD Terminal	2.0		6.0	V		
V2	V ₂ Terminal		2.0	2/3VLCD	VLCD	۷	
V 1	V: Terminal	0.7	1/3V_CD	V2	٧		
V _{1H}	CE, SCL, DN, INH T	0. 7V DD		VDD	٧		
Vit	CE, SCL, DN, INH T	erminals	Vss		0. 3V _{DD}	V	
Гін	CE, SCL, DN, INH T	erm., $V_{1N} = V_{OD}$			5	μA	
I i L	CE, SCL, DN, INH T	erm.,V _{1N} =V _{ss}			5	μA	
V он (1)	SEG₁~SEG₃₂ Ter	m., I₀= −1μA	VLCD-0.6			۷	5
Vol (1)	SEG₁~SEG₃₂ Ter			V _{DD} +0.6	V	5	
V MS1/3	SEG₁~SEG₃₂ Teri	1/3V⊾S□ -0.6	1/3V_CD	1/3V _{LÔD} +0.6	۷	5	
liddle Level Voltage 1/3 (1) V _{MS1/3} SEG1 liddle Level Voltage 2/3 (1) V _{MS2/3} SEG1			2/3V _{∟6} ⊳ −0.6	2/3V_cd	2/3VLSD +0.6	۷	5
V он (2)	$COM_1 \sim COM_4$ Term., $I_0 = -30 \mu$ A		VLCD-0.6			۷	6
Vol (2)	$COM_1 \sim COM_4$ Term., $I_0 = 30 \mu A$				Vss+0.6	۷	6
Middle Level Voltage 1/3 (2)		$COM_1 \sim COM_4$ Term., $I_0 = \pm 1 \mu A$		1/3V_CD	1/3V _{LSD} +0.6	V	6
V мс2/3	COM₁~COM₄ Term	2/3V _{∟CD} -0.6	2/3V_cd	2/3V _{⊾∂} ⊳ +0.6	V	6	
lss				16	30)	
	Terminal Voo=3		7.5	10	μκ		
LCD	V _{∟⊂D} Terminal	V _{□□} =3.0V V _□ □=6.0V			12	μA	
Vн	CE, SCL, DN,	V₀₀=5. 0V	0. 3	0.6		v	
	INH Terminal	V _{DD} =3.0V	0. 3	1.0		י	
	VDD VDD VLOD VLOD V1 V1 V1H V1L I1H V1L V1H V1L V1H V1L V1H V1L V1H V1L V1H V1L V1H V1L V1L V1L V1L V1L V0L (1) VMS2/S V0H (2) VMC1/3 VMC2/3 Iss ILCD	VDD VDD Terminal VDD VDD Terminal VLOD VLOD Terminal VLOD VLOD Terminal VLOD V2 Terminal V1 V1 Terminal V1 CE, SCL, DN, INH TH V1 SEG1 ~SEG32 Terminal V0L (1) SEG1 ~SEG32 Terminal VMS2/3 SEG1 ~SEG32 Terminal V0L (2) COM1 ~COM4 Terminal VMC2/3 COM1 ~COM4 Terminal VMC2/3 COM1 ~COM4	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

(Note 5) Segment terminals are open.

(Note 6) Common terminals are open.

New Japan Radio Co., Ltd.




• AC Characteristics

				(14-20 0,	VDD-J. UV, V	SS-VI, ILC	-0. VV)
PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT
"L" Clock Pulse Width	twcll	SCL		0. 25	—		μs
"H" Clock Pulse Width	twclH	SCL		0. 25	-		μs
SCL Rise time, Fall time	tr, tr	SCL			-	50	ns
Data Set-up Time	tos	DN, SCL		0. 25	-	_	μs
Data Hold Time t _{DH}		SCL		0. 25	—		μs
CE Set-up Time	tsce	CE, DN		1. 25	-		μs
CE Hold Time	tHCLE	SCL, CE		1.00			μs
"L" CE Pulse Width	twcer	CE		4.00	-		μs
Frame Frequency	fo	$COM_1 \sim COM_4$,	V _{DD} =5. 0V	45	75	-	Hz
	 .	SEG1~SEG32	V _{DD} =3. 0V	45	70	_	. 112

$(Ta=25^{\circ}C, V_{DD}=3.0V, V_{SS}=0V, V_{LCD}=6.0V)$

- Input Timing Characteristics




New Japan Radio Co., Ltd.



5


■ LCD Driving Waveform(1/4DUTY • 1/3BIAS)



-New Japan Radio Co.,Ltd.



APPLICATION CIRCUIT



(Note) The internal display data is undefined when V_{DD} is just turned on. To avoid the meaningless display, please keep the INH terminal at "H" until proper display data has been transferred.

In order to set the initial condition, 128-bit blank data or the first 128-bit data to be displayed should be transferred.

5

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.